Sheet



Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

Substitute for Form 1449A/PTO
INFORMATION DISCLOSURE

STATEMENT BY APPLICANT (use as many sheets as necessary)

Complete If Known							
Application Number	09/976,983	0					
Filing Date	10/12/2001	6.00					
First Named Inventor	Xiaowei Deng, et al.	. 🕳	3				
Group Art Unit	25/8	S 9	9 5				
Examiner Name	PHAN	²	. 3				
Attorney Docket No	TI-31071	7					

				U.:	S. PATENT DOCU	MENTS
		U.S. Patent Document		Name of Patentee	Date of Pub.	
Exam. Initials*	Cite No.	Number	Kind Code ² (if known)	or Applicant of Cited Doc.	of Cited Doc. (mm-dd-yyyy)	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
717	AA	6,044,011		MARR, et al.	03/28/2000	365/154
	AB					
	AC					
	AD					
	AE					
	AF					
	AG					
	AH					
	Al					
	AJ					

					FOREIGN PATE	NT DOCUMENTS		
Exam. Initials*	Cite No.1	Foreign Patent Document			Name of Patentee	Date of Pub.		
		Office ³	Number⁴	Kind Code ² (if known)	or Applicant of Cited Doc.	of Cited Doc. (mm-dd-yyyy)	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
	ВА							
	ВВ							
	вс							
	BD							
	BE							
	BF							
	BG							
	вн							
	BI							
	BJ							

		OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS	
Exam Initials*	Cite No.1	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T ²
TP	CA	NODA, K., et al., "A 1.9-μm² Loadless CMOS Four-Transistor SRAM Cell in a 0.18-μm Logic Technology," 1998 IEEE, pp. 643-646	
7P	СВ	NODA, K., "An Ultra-High-Density High-Speed Loadless Four-Transistor SRAM Macro with a Dual-Layered Twisted Bit-Line and a Triple-Well Shield," 2000 IEEE Custom Integrated Circuits Conference, pp. 283-286	
TP	cc	TAKEDA, KOICHI, et al., "A 16Mb 400MHz Loadless CMOS Four-Transistor SRAM Macro," 2000 IEEE International Solid-State Circuits Conference, 2/8/2000, Digest of Technical Papers, pp. 264-265	
TP	CD	MASUCKA, S., et al., "A 0.99-μm² Loadless Four-Transistor SRAM Cell in 0.13-μm Generation CMOS Technology," IEEE 2000 Symposium on VLSI Technology, Digest of Technical Papers, pp. 164-165	
	CE		
	CF		
	CG		
	СН		
	CI		
	C1		

Examiner Signature	Trong	Phan	Date Considered	3/4	/02

^{*}EXAMINER. Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Unique citation designation number ²Applicant is to place a check mark here if English Translation is attached.